Skip to content

Release v0.6: Merge dev into main - #388

Merged
agicy merged 152 commits into
mainfrom
dev
Aug 25, 2026
Merged

Release v0.6: Merge dev into main#388
agicy merged 152 commits into
mainfrom
dev

Conversation

@agicy

@agicy agicy commented Aug 25, 2026

Copy link
Copy Markdown
Contributor

This PR merges dev into main to cut the v0.6 release.

li041 and others added 19 commits August 19, 2026 00:12
Merge guest IPI action bits, publish blocking sends before return, and keep the virtual IPI line asserted until all pending actions are cleared.
Maintain asserted HWI bits per physical CPU, update only GINTC.VIP, preserve PIP and HC, and remove timer-driven global injection cleanup.
Pass the target zone and IRQ through HvClearInjectIrq so backends can deassert one guest interrupt line without clearing unrelated pending interrupts.
fix(loongarch64): make SMP IPI and Virtio IRQ delivery stateful
align LS3A5000 VirtIO IRQ and make HWI lock per-CPU
ci(x86_64): add Asterinas zone1 Jenkins test
Add overlap check between MMIO passthrough regions and MMIO intercept handler regions
* fix(loongarch64): preserve firmware PCI bridge bus numbers

* fix(pci): preserve firmware bridge bus topology

Cache the firmware-programmed bridge bus register during enumeration for no_pcie_bar_realloc backends. Preserve it for identity bus mappings and translate primary, secondary, and subordinate bus numbers when a zone remaps buses.

* fix(pci): initialize bridge state before bus mapping

Cache PCI configuration values before set_vbdf initializes the virtual bridge bus register. Also require at least one visible bus mapping before treating a bridge topology as identity-mapped.
@agicy
agicy merged commit e25fc10 into main Aug 25, 2026
27 checks passed
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Projects

None yet

Development

Successfully merging this pull request may close these issues.