You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
{{ message }}
This repository was archived by the owner on Nov 4, 2024. It is now read-only.
Additional coverpoints/scenarios for FP extensions:
In RISC-V, the same register is used for storing both the single and double precision numbers. The single precision numbers are NaN boxed when stored in a 64 bit wide register. In such a configuration, if the source to a sp operation is incorrectly NaN boxed, the input should be a canonical NaN. This can be tested by a fld -> sp op -> fsw sequence. Capturing coverage for this requires further thought.
Certain operations propagate the NaN payloads, but the arithmetic operations canonicalize. In case a NaN boxed sp value is stored using a dp store operation, the nan payload should be identical. Similar argument can also be made for a flw -> fsjn* -> fsd sequence.
Both the aforementioned scenarios are also applicable for the mv operations to/from the integer register file.
Additional coverpoints/scenarios for FP extensions:
fld -> sp op -> fswsequence. Capturing coverage for this requires further thought.flw -> fsjn* -> fsdsequence.Both the aforementioned scenarios are also applicable for the
mvoperations to/from the integer register file.