Repository navigation
Welcome to X3Dctl Discussions! #8
Replies: 1 comment 3 replies
|
Correct me if i am wrong, but for the irqbalance part in readme, i am susposed to disable it? That is not really clear to me as there is a lot of technical jargon without making things clear to the reader. Wich is why i also would advice to redo the readme file with actual usefull information to get started and giving plain ass commands so that noobs know what to do and wont get stuck on the technical jargon. to be direct with ya all the readme reads a lot like AI assisted writing, it just does not read well. Stop irqbalance sudo systemctl stop --now irqbalanceif this is the right command, this applies ONLY to systemD, and should not matter on other init systems. That should be made clear in the readme and also how to disable it, and make clear that it will not matter on for example systems that use openrc or dinit as init system. o=========================================o
X3DCTL SYSTEM STATUS
o=========================================o
CPU: AMD Ryzen 9 9950X3D 16-Core Processor
Mode: cache
irqbalance Service: OFF
GPU IRQ Audit:
IRQ 181 → 0xff00ff00
IRQ Steering: Pinned to Frequency CCD
o=========================================oAnother thing. Does it prevent cores from waking up and going to sleep? like c-states? should this be disabled or enabled in the bios ?. As far i am aware, cores sleeping and waking up introduces latency wich we do not want. and then also. you need to enable In BIOS CPPC control to "driver" instead of like software or bios, or setting "cache" to From the cachyos wiki AMD posted a patch to optimize the Cache Scheduling on Dual CCD 3D CPUs, like 7950X3D and 7900X3D. You need to set in the BIOS under the CPPC Option to the “Driver” Option. This will allow to override with the sysfs the used mode. There are two modes: If cache is set, the driver will try to put the tasks first on the CCD with the higher Cache, this is mainly profitable on games. The frequency option will try to put the tasks on the second CCD, which has a higher frequency than the 3D Cache CCD. Shortly said: CPPC in bios must be set to driver. |
Uh oh!
There was an error while loading. Please reload this page.
Discussions are now enabled for x3dctl
GitHub Discussions are now open for x3dctl.
The goal is to give users a place to share results, compare behavior across distros and schedulers, ask usage questions, and discuss real-world X3D workload tuning without turning the issue tracker into a support forum.
Use Discussions for:
Issues should stay focused on:
For now, the most useful things to share are:
x3dctl is designed around explicit, deterministic behavior on AMD X3D systems, so real-world reports across different systems are especially useful.
Thanks to everyone testing and helping shape the project.
All reactions